Explore projects

Generic flow table implementation

Yet another Makefile for LaTeX

Playing Undercover

simple python script to convert Synapses csv schedules to ics calendars.

Example of Verilog/SystemVerilog + SystemC TB simulation using Verilator

This is the repository containing the code of the PEPR - PC7 project