Explore projects

SystemVerilog simulation environment for an UART

RAMSES-2 (Refinement of AADL Models for Synthesis of Embedded Systems) is a model refinement and code generation tool that produces C code for ARINC653, OSEK and POSIX-compliant operating systems. More at https://mem4csd.telecom-paristech.fr/blog/

Matlab implementation associated with the article "On the use and denoising of the temporal geometric mean for SAR time series", submitted to IEEE Geoscience and Remote sensing Letters by N.Gasnier, L.Denis and F.Tupin.

Generation of SystemC code from AADL models for functional simulation

Yet another Makefile for LaTeX

A simple example design for Zynq Ultrascale+ based boards.