Skip to content
GitLab
Explore
Sign in
sen
dev-projects
sv_sim_uart
S
sv_sim_uart
Project ID: 3036
Star
0
2
Commits
1
Branch
0
Tags
5 KiB
Project Storage
SystemVerilog simulation environment for an UART
Read more
Find file
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Clone
Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)
Visual Studio Code (HTTPS)
IntelliJ IDEA (SSH)
IntelliJ IDEA (HTTPS)
Copy HTTPS clone URL
Copy SSH clone URL
git@gitlab.enst.fr:sen/dev-projects/sv_sim_uart.git
Copy HTTPS clone URL
https://gitlab.telecom-paris.fr/sen/dev-projects/sv_sim_uart.git