S

sv_sim_uart

SystemVerilog simulation environment for an UART