Issue #306: add clock divider value to FPGA

Merge request reports

Loading