Added upper-level module for the memory, also a RT module for separating the RT part from the functional part of the bank