16 nibbles (64 bits) parallel sboxes using Xilinx CFGLUT5 primitive
SystemVerilog simulation environment for an UART
A simple example design for Zynq Ultrascale+ based boards.
QoE testbed for sampling constrained applications like Skype