Explore projects
-
Renaud Pacalet / sab4z
CeCILL Free Software License Agreement v2.1A simple example design for Zynq-based boards. VHDL design of custom HW mapped in Programmable Logic, Linux - Busybox - Buildroot SW stack, user SW applications interacting with custom hardware, Linux drivers, SW and HW debugging.
Updated -
UpdatedUpdated
-
Updated
-
Code archive for the paper Does Functional Package Management Enable Reproducible Builds at Scale? Yes.
Updated -
Updated
-
Gabriel Damay / WikipediaFRNetwork
GNU General Public License v3.0 or laterUpdated -
Updated
-
sen / stanalysis
MIT LicenseUpdated -
16 nibbles (64 bits) parallel sboxes using Xilinx CFGLUT5 primitive
Updated -
Updated
-
Renaud Pacalet / embb
CeCILL Free Software License Agreement v2.1Embb, a generic hardware and software architecture for digital signal processing
Updated -
Updated
-
Updated
-
Updated
-
ring / guided-river-detection
GNU General Public License v3.0 or laterPython implementation of the narrow rivers extraction framework proposed by N.Gasnier, L.Denis, F.Liège, R.Fjørtoft, and F.Tupin in Narrow River Extraction from SAR ImagesUsing Exogenous Information (https://doi.org/10.1109/JSTARS.2021.3083413).
Updated -
Updated
-
This project contains the ontological framework developed during the MPM4CPS COST Action IC1404 () by working group 1 on foundations for MPM4CPS (http://mpm4cps.eu/).
Updated