Explore projects

simple python script to convert Synapses csv schedules to ics calendars.

Example of Verilog/SystemVerilog + SystemC TB simulation using Verilator

This is the repository containing the code of the PEPR - PC7 project

Alternate free software firmware for DFRobot DFR0592 DC motor driver hat

A Benchmark of Incremental Model Transformation Tools based on an Industrial Case Study with AADL

Compagnon repository of the paper 'Invariance-based semi-supervised representation learning for sound event detection'.

Generation of SystemC code from AADL models for functional simulation