Newer
Older
/* authors: v1.0 Raja GATGOUT 2014
v2.0 Daniela GENIUS, Julien HENON 2015 */
package ddtranslatorSoclib.toTopCell;
import java.util.*;
import ddtranslatorSoclib.*;
public class NetList {
public static final String NAME_CLK = "signal_clk";
public static final String CR = "\n";
public static final String CR2 = "\n\n";
private static final String NAME_RST = "signal_resetn";
public static String getNetlist(String icn, boolean _tracing) {
int nb_clusters=TopCellGenerator.avatardd.getAllCrossbar().size();
boolean trace_caba=true; //tracing is enabled in cycle accurate mode
netlist = CR2 + "//------------------------------Netlist---------------------------------" + CR2;
netlist = netlist + "// icu" + CR2;
netlist = netlist + " vcifdtrom.add_property(\"interrupt-parent\", vcifdtrom.get_device_phandle(\"vci_xicu\"));" + CR2;
netlist = netlist + " vcixicu.p_clk(signal_clk);" + CR;
netlist = netlist + " vcixicu.p_resetn(signal_resetn);" + CR2;
netlist = netlist + " vcixicu.p_vci(signal_vci_xicu);" + CR2;
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
netlist = netlist + " vcifdtrom.begin_device_node(\"vci_rttimer\", \"soclib:vci_rttimer\");" + CR;
netlist = netlist + " vcifdtrom.add_property(\"interrupts\", 4);" + CR;
netlist = netlist + " vcifdtrom.add_property(\"frequency\", 1000000);" + CR;
netlist = netlist + " vcifdtrom.end_node();" + CR2;
netlist = netlist + " vcifdtrom.begin_device_node(\"vci_xicu\", \"soclib:vci_xicu\");" + CR2;
netlist = netlist + " int irq_map[cpus.size() * 3];" + CR;
netlist = netlist + " for ( size_t i = 0; i < cpus.size(); ++i )" + CR;
netlist = netlist + " {" + CR;
netlist = netlist + " irq_map[i*3 + 0] = i;" + CR;
netlist = netlist + " irq_map[i*3 + 1] = vcifdtrom.get_cpu_phandle(i);" + CR;
netlist = netlist + " irq_map[i*3 + 2] = 0;" + CR;
netlist = netlist + " }" + CR2;
netlist = netlist + " vcifdtrom.add_property(\"interrupt-map\", irq_map, cpus.size() * 3);" + CR;
netlist = netlist + " vcifdtrom.add_property(\"frequency\", 1000000);" + CR2;
netlist = netlist + " vcifdtrom.add_property(\"param-int-pti-count\", 1);" + CR;
netlist = netlist + " vcifdtrom.add_property(\"param-int-hwi-count\", xicu_n_irq);" + CR;
netlist = netlist + " vcifdtrom.add_property(\"param-int-wti-count\", cpus.size());" + CR;
netlist = netlist + " vcifdtrom.add_property(\"param-int-irq-count\", cpus.size());" + CR;
netlist = netlist + " vcifdtrom.end_node();" + CR2;
netlist = netlist + " for ( size_t i = 0; i < xicu_n_irq; ++i )" + CR;
netlist = netlist + " vcixicu.p_hwi[i](signal_xicu_irq[i]);" + CR2;
netlist = netlist + "///////////////// cpus" + CR2;
netlist = netlist + "vcifdtrom.begin_cpus();" + CR2;
netlist = netlist + "for ( size_t i = 0; i < cpus.size(); ++i ){" + CR;
netlist = netlist + " // configure het_rom" + CR;
netlist = netlist + " vcihetrom.add_srcid(*cpus[i]->text_ldr, IntTab(i));" + CR;
netlist = netlist + " // add cpu node to device tree" + CR;
netlist = netlist + " vcifdtrom.begin_cpu_node(std::string(\"cpu:\") + cpus[i]->type, i);" + CR;
netlist = netlist + " vcifdtrom.add_property(\"freq\", 1000000);" + CR;
netlist = netlist + " vcifdtrom.end_node();" + CR2;
netlist = netlist + "// connect cpu" + CR;
netlist = netlist + " cpus[i]->connect(cpus[i], signal_clk, signal_resetn, signal_vci_m[i]);" + CR;
if(icn=="vgmn")
{
netlist = netlist + "vgmn.p_to_initiator[i](signal_vci_m[i]);" + CR;
}
else{
netlist = netlist + "vgsb.p_to_initiator[i](signal_vci_m[i]);" + CR;
}
netlist = netlist + "vcixicu.p_irq[i](cpus[i]->irq_sig[0]);" + CR;
netlist = netlist + " }" + CR;
netlist = netlist + " vcifdtrom.end_node();" + CR2;
netlist = netlist + " vcihetrom.p_clk(signal_clk);" + CR;
netlist = netlist + " vcifdtrom.p_clk(signal_clk);" + CR;
netlist = netlist + " vcirom.p_clk(signal_clk);" + CR;
netlist = netlist + " vcisimhelper.p_clk(signal_clk);" + CR;
netlist = netlist + " vcirttimer.p_clk(signal_clk);" + CR;
netlist = netlist + " vcihetrom.p_resetn(signal_resetn);" + CR;
netlist = netlist + " vcifdtrom.p_resetn(signal_resetn);" + CR;
netlist = netlist + " vcirom.p_resetn(signal_resetn);" + CR;
netlist = netlist + " vcisimhelper.p_resetn(signal_resetn);" + CR;
netlist = netlist + " vcirttimer.p_resetn(signal_resetn);" + CR;
netlist = netlist + " vcihetrom.p_vci(signal_vci_vcihetrom);" + CR;
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
netlist = netlist + " vcifdtrom.p_vci(signal_vci_vcifdtrom);" + CR;
netlist = netlist + " vcirom.p_vci(signal_vci_vcirom);" + CR;
netlist = netlist + " vcisimhelper.p_vci(signal_vci_vcisimhelper);" + CR;
netlist = netlist + " vcirttimer.p_vci(signal_vci_vcirttimer);" + CR;
netlist = netlist + " vcirttimer.p_irq[0](signal_xicu_irq[4]);" + CR2;
if(icn=="vgmn"){
netlist = netlist + " vgmn.p_clk(signal_clk);" + CR;
netlist = netlist + " vgmn.p_resetn(signal_resetn);" + CR;
netlist = netlist + " vgmn.p_to_target[0](signal_vci_vcihetrom);" + CR;
netlist = netlist + " vgmn.p_to_target[1](signal_vci_vcirom);" + CR;
netlist = netlist + " vgmn.p_to_target[3](signal_vci_vcisimhelper);" + CR2;
netlist = netlist + " vgmn.p_to_target[4](signal_vci_xicu);" + CR;
netlist = netlist + " vgmn.p_to_target[5](signal_vci_vcirttimer);" + CR2;
netlist = netlist + " vgmn.p_to_target[6](signal_vci_vcifdtrom);" + CR2;
netlist = netlist + " vgmn.p_to_initiator[cpus.size()](signal_vci_bdi);" + CR;
netlist = netlist + " vgmn.p_to_initiator[cpus.size()+1](signal_vci_vcifdaccessi);" + CR;
netlist = netlist + " vgmn.p_to_initiator[cpus.size()+2](signal_vci_etherneti);" + CR2;
}
else{
netlist = netlist + " vgsb.p_clk(signal_clk);" + CR;
netlist = netlist + " vgsb.p_resetn(signal_resetn);" + CR;
netlist = netlist + " vgsb.p_to_target[0](signal_vci_vcihetrom);" + CR;
netlist = netlist + " vgsb.p_to_target[1](signal_vci_vcirom);" + CR;
netlist = netlist + " vgsb.p_to_target[3](signal_vci_vcisimhelper);" + CR2;
netlist = netlist + " vgsb.p_to_target[4](signal_vci_xicu);" + CR;
netlist = netlist + " vgsb.p_to_target[5](signal_vci_vcirttimer);" + CR2;
netlist = netlist + " vgsb.p_to_target[6](signal_vci_vcifdtrom);" + CR2;
netlist = netlist + " vgsb.p_to_initiator[cpus.size()](signal_vci_bdi);" + CR;
netlist = netlist + " vgsb.p_to_initiator[cpus.size()+1](signal_vci_vcifdaccessi);" + CR;
netlist = netlist + " vgsb.p_to_initiator[cpus.size()+2](signal_vci_etherneti);" + CR2;
}
if(nb_clusters==0){
netlist = netlist + "// RAM netlist" + CR2;
for (AvatarRAM ram : TopCellGenerator.avatardd.getAllRAM()) {
netlist = netlist + ram.getMemoryName()+".p_clk(" + NAME_CLK + ");" + CR;
netlist = netlist + ram.getMemoryName()+".p_resetn(" + NAME_RST + ");" + CR;
netlist = netlist + ram.getMemoryName()+".p_vci(signal_vci_vciram"+ram.getNo_ram()+");" + CR2;
if(icn=="vgmn"){
netlist = netlist + "vgmn.p_to_target["+(ram.getNo_target())+"](signal_vci_vciram"+ram.getNo_ram()+");" + CR2;
else{
netlist = netlist + "vgsb.p_to_target["+(ram.getNo_target())+"](signal_vci_vciram"+ram.getNo_ram()+");" + CR2;
}
}
//MWMR RAM added transparently
netlist = netlist +"mwmr_ram.p_clk(" + NAME_CLK + ");" + CR;
netlist = netlist +"mwmr_ram.p_resetn(" + NAME_RST + ");" + CR;
netlist = netlist +"mwmr_ram.p_vci(signal_vci_mwmr_ram);" + CR2;
netlist = netlist + "vgsb.p_to_target["+(TopCellGenerator.avatardd.getNb_target()+4)+"](signal_vci_mwmr_ram);" + CR2;
//MWMRd RAM added transparently
netlist = netlist +"mwmrd_ram.p_clk(" + NAME_CLK + ");" + CR;
netlist = netlist +"mwmrd_ram.p_resetn(" + NAME_RST + ");" + CR;
netlist = netlist +"mwmrd_ram.p_vci(signal_vci_mwmrd_ram);" + CR2;
netlist = netlist + "vgsb.p_to_target["+(TopCellGenerator.avatardd.getNb_target()+5)+"](signal_vci_mwmrd_ram);" + CR2;
}
/* clustered version */
/* one or several ram, one locks engine, one mwmr ram and one mwmrd ram per cluster*/
else{
int i;
netlist = netlist + "// RAM netlist" + CR2;
for (AvatarRAM ram : TopCellGenerator.avatardd.getAllRAM()) {
netlist = netlist + ram.getMemoryName()+".p_clk(" + NAME_CLK + ");" + CR;
netlist = netlist + ram.getMemoryName()+".p_resetn(" + NAME_RST + ");" + CR;
netlist = netlist + ram.getMemoryName()+".p_vci(signal_vci_vciram"+ram.getNo_ram()+");" + CR2;
//target number for local cluster: this is set at avatardd creation
netlist = netlist + "crossbar"+ram.getNo_cluster()+".p_to_target["+ram.getNo_target()+"](signal_vci_vciram"+ram.getNo_ram()+");" + CR2;
}
//one mwmr ram and one mwmrdram per cluster are added transparently
channel: 0
mwmr_ram: 1
mwmrd_ram: 2
locks: 3
ram: 4
tty: 5
*/
/* for(i=0;i<nb_clusters;i++){
netlist = netlist + "crossbar"+i+".p_to_target["+1+"](signal_vci_mwmr_ram"+i+");" + CR2;
//netlist = netlist +"mwmr_ram"+i+".p_irq[0](signal_xicu_irq[0]);" + CR2;
netlist = netlist + "crossbar"+i+".p_to_target["+2+"](signal_vci_mwmrd_ram"+i+");" + CR2;
//netlist = netlist +"mwmr_ram"+i+".p_irq[0](signal_xicu_irq[0]);" + CR2;
} */
}
if(nb_clusters==0){
/* we can have several TTYs and each is associated to the fdtrom */
if(icn=="vgmn"){
netlist = netlist + "vgmn.p_to_target["+(TopCellGenerator.avatardd.getNb_target())+"](signal_vci_vcifdaccesst);" + CR;
netlist = netlist + "vgmn.p_to_target["+(TopCellGenerator.avatardd.getNb_target()+1)+"](signal_vci_ethernett);" + CR;
netlist = netlist + "vgmn.p_to_target["+(TopCellGenerator.avatardd.getNb_target()+2)+"](signal_vci_bdt);" + CR;
}else{ /* vgsb */
netlist = netlist + "vgsb.p_to_target["+(TopCellGenerator.avatardd.getNb_target())+"](signal_vci_vcifdaccesst);" + CR;
netlist = netlist + "vgsb.p_to_target["+(TopCellGenerator.avatardd.getNb_target()+1)+"](signal_vci_ethernett);" + CR;
netlist = netlist + "vgsb.p_to_target["+(TopCellGenerator.avatardd.getNb_target()+2)+"](signal_vci_bdt);" + CR;
}else{
/* cluster case */
if(icn=="vgmn"){
netlist = netlist + "vgmn.p_to_target["+5+"](signal_vci_vcifdaccesst);" + CR;
netlist = netlist + "vgmn.p_to_target["+6+"](signal_vci_ethernett);" + CR;
netlist = netlist + "vgmn.p_to_target["+7+"](signal_vci_bdt);" + CR;
}else{
netlist = netlist + "vgsb.p_to_target["+5+"](signal_vci_vcifdaccesst);" + CR;
netlist = netlist + "vgsb.p_to_target["+6+"](signal_vci_ethernett);" + CR;
netlist = netlist + "vgsb.p_to_target["+7+"](signal_vci_bdt);" + CR;
}
}
//netlist = netlist + "vcifdtrom.begin_device_node(\"vci_multi_tty\",\"soclib:vci_multi_tty\");" + CR2;
netlist = netlist + "vcifdtrom.add_property(\"interrupts\", 0);" + CR2;
netlist = netlist + "vcifdtrom.end_node();;" + CR2;
netlist = netlist + "// TTY netlist" + CR2;
int i=0;
for (AvatarTTY tty : TopCellGenerator.avatardd.getAllTTY()){
netlist = netlist + tty.getTTYName()+".p_clk(signal_clk);" + CR;
netlist = netlist + tty.getTTYName()+".p_resetn(signal_resetn);" + CR;
netlist = netlist + tty.getTTYName()+".p_vci(signal_vci_tty"+i+");" + CR2;
int no_irq_tty=0;
if(nb_clusters==0){
if(icn=="vgmn"){
netlist = netlist + "vcifdtrom.begin_device_node(\"vci_multi_tty"+i+"\",\"soclib:vci_multi_tty"+i+"\");" + CR2;
netlist = netlist + "vgmn.p_to_target["+tty.getNo_target()+"](signal_vci_tty"+i+");" + CR2;
netlist = netlist + tty.getTTYName()+".p_irq[0](signal_xicu_irq["+no_irq_tty+"]);" + CR2;
}else{
netlist = netlist + "vcifdtrom.begin_device_node(\"vci_multi_tty"+i+"\",\"soclib:vci_multi_tty"+tty.getNo_tty()+"\");" + CR2;
netlist = netlist + "vgsb.p_to_target["+tty.getNo_target()+"](signal_vci_tty"+i+");" + CR2;
netlist = netlist + tty.getTTYName()+".p_irq[0](signal_xicu_irq["+no_irq_tty+"]);" + CR2;
}
//we have a clustered architecture: identify local crossbar
else{
int j;
for(j=0;j<nb_clusters;j++){
netlist = netlist + "crossbar"+j+".p_to_target["+tty.getNo_target()+"](signal_vci_tty"+j+");" + CR2;
//recalculate irq addresses, 5 devices generating irq per cluster
netlist = netlist + tty.getTTYName()+".p_irq[0](signal_xicu_irq["+(tty.getNo_cluster()*5)+"]);" + CR2;
}
}
i++;
//One ICU per cluster would be more efficient
no_irq_tty+=6;//if there is more than one tty, irq >5
}
//////////////// fdrom
netlist = netlist + "{" + CR2;
netlist = netlist + " vcifdtrom.begin_node(\"aliases\");" + CR; netlist = netlist + " vcifdtrom.add_property(\"timer\", vcifdtrom.get_device_name(\"vci_rttimer\") + \"[0]\");" + CR;
netlist = netlist + " vcifdtrom.add_property(\"console\", vcifdtrom.get_device_name(\"vci_multi_tty0\") + \"[0]\");" + CR;
netlist = netlist + " vcifdtrom.end_node();" + CR;
netlist = netlist + "}" + CR2;
netlist = netlist + "vcieth.p_clk(signal_clk);" + CR;
netlist = netlist + "vcieth.p_resetn(signal_resetn);" + CR;
netlist = netlist + "vcieth.p_irq(signal_xicu_irq[3]);" + CR;
netlist = netlist + "vcieth.p_vci_target(signal_vci_ethernett);" + CR;
netlist = netlist + "vcieth.p_vci_initiator(signal_vci_etherneti);" + CR;
netlist = netlist + "vcifdtrom.begin_device_node(\"vci_ethernet\", \"soclib:vci_ethernet\");" + CR;
netlist = netlist + "vcifdtrom.add_property(\"interrupts\", 3);" + CR;
netlist = netlist + "vcifdtrom.end_node();" + CR;
netlist = netlist + "vcibd.p_clk(signal_clk);" + CR;
netlist = netlist + "vcibd.p_resetn(signal_resetn);" + CR;
netlist = netlist + "vcibd.p_irq(signal_xicu_irq[1]);" + CR;
netlist = netlist + "vcibd.p_vci_target(signal_vci_bdt);" + CR;
netlist = netlist + "vcibd.p_vci_initiator(signal_vci_bdi);" + CR;
netlist = netlist + "vcifdtrom.begin_device_node(\"vci_block_device\", \"soclib:vci_block_device\");" + CR;
netlist = netlist + "vcifdtrom.add_property(\"interrupts\", 1);" + CR;
netlist = netlist + "vcifdtrom.end_node();" + CR;
netlist = netlist + "vcihetrom.add_srcid(*cpus[0]->text_ldr, IntTab(cpus.size()+1));" + CR; /* allows dma read in rodata */
netlist = netlist + "vcifd.p_clk(signal_clk);" + CR;
netlist = netlist + "vcifd.p_resetn(signal_resetn);" + CR;
netlist = netlist + "vcifd.p_irq(signal_xicu_irq[2]);" + CR;
netlist = netlist + "vcifd.p_vci_target(signal_vci_vcifdaccesst);" + CR;
netlist = netlist + "vcifd.p_vci_initiator(signal_vci_vcifdaccessi);" + CR;
netlist = netlist + "vcifdtrom.begin_device_node(\"vci_fd_access\", \"soclib:vci_fd_access\");" + CR;
netlist = netlist + "vcifdtrom.add_property(\"interrupts\", 2);" + CR;
netlist = netlist + "vcifdtrom.end_node();" + CR2;
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
//int j;
/* netlist for connecting the monitoring infrastructure */
/* Which VCI interfaces are marked for full log, with a spy sign? */
/* Attention we do not want two loggers if RAM ist already logged (currently not checked) */
/* vci_stats only possible for RAMS with mapped channels */
/* for (AvatarConnector connector : TopCellGenerator.avatardd.getAllConnectors()) {
if (connector.getMonitored()==1){
// we identify the component on the interface
AvatarConnectingPoint point = connector.getconectingPoint1();
AvatarComponent component = point.getComponent();
if(component instanceof AvatarRAM){
int number = number = ram.getNo_ram();
netlist += "logger"+i+".p_clk(signal_clk);" + CR;
netlist += "logger"+i+".p_resetn(signal_resetn);" + CR;
netlist += "logger"+i+".p_vci(signal_vci_vciram"+number+");" + CR2;
}
//cache monitoring not yet implemented
// if(component instanceof AvatarCPU){
// component.setMonitored(1);
// }
}
}*/
i=0;
for (AvatarRAM ram : TopCellGenerator.avatardd.getAllRAM()) {
if (ram.getMonitored()==1){
netlist += "logger"+i+".p_clk(signal_clk);" + CR;
netlist += "logger"+i+".p_resetn(signal_resetn);" + CR;
netlist += "logger"+i+".p_vci(signal_vci_vciram"+number+");" + CR2;
}
else{
if (ram.getMonitored()==2){
int number = number = ram.getNo_ram();
netlist += "mwmr_stats"+i+".p_clk(signal_clk);" + CR;
netlist += "mwmr_stats"+i+".p_resetn(signal_resetn);" + CR;
netlist += "mwmr_stats"+i+".p_vci(signal_vci_vciram"+number+");" + CR2;
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
}
//generate trace file if marked trace option
netlist += "sc_trace_file *tf;" + CR;
netlist += "tf=sc_create_vcd_trace_file(\"mytrace\");" + CR;
netlist += "sc_trace(tf,signal_clk,\"CLK\");" + CR;
netlist += "sc_trace(tf,signal_resetn,\"RESETN\");" + CR;
netlist += "sc_trace(tf, signal_vci_xicu,\"signal_vci_xicu\");" + CR;
netlist += "sc_trace(tf, signal_vci_vcifdtrom,\"signal_vci_vcifdtrom\");" + CR;
netlist += "sc_trace(tf, signal_vci_vcihetrom,\"signal_vci_vcihetrom\");" + CR;
netlist += "sc_trace(tf, signal_vci_vcirom ,\"signal_vci_vcirom\");" + CR;
netlist += "sc_trace(tf, signal_vci_vcisimhelper,\"signal_vci_vcisimhelper\");" + CR;
netlist += "sc_trace(tf, signal_vci_vcirttimer ,\"signal_vci_vcirttimer\");" + CR;
netlist += "sc_trace(tf, signal_vci_mwmr_ram ,\"signal_vci_mwmr_ram\");" + CR;
netlist += "sc_trace(tf, signal_vci_mwmrd_ram ,\"signal_vci_mwmrd_ram\");" + CR;
netlist += "sc_trace(tf, signal_vci_vcifdaccessi,\"signal_vci_vcifdaccessi\");" + CR;
netlist += "sc_trace(tf,signal_vci_vcifdaccesst ,\"signal_vci_vcifdaccesst\");" + CR;
netlist += "sc_trace(tf,signal_vci_bdi ,\"signal_vci_bdi\");" + CR;
netlist += "sc_trace(tf, signal_vci_bdt,\"signal_vci_bdt\");" + CR;
netlist += "sc_trace(tf, signal_vci_etherneti,\"signal_vci_etherneti\");" + CR;
netlist += "sc_trace(tf,signal_vci_ethernett ,\"signal_vci_ethernett\");" + CR;
for(i=0;i<TopCellGenerator.avatardd.getNb_init();i++){
netlist += "sc_trace(tf,signal_vci_m["+ i +"] ,\"signal_vci_m["+ i +"]\");" + CR;
}
i=0;
for (AvatarTTY tty : TopCellGenerator.avatardd.getAllTTY()) {
netlist += "sc_trace(tf,signal_vci_tty"+tty.getNo_tty()+",\"TTY"+tty.getNo_tty()+"\");" + CR;
netlist += "sc_trace(tf,signal_xicu_irq["+ i +"] ,\"signal_xicu_irq["+ i +"]\");" + CR;
i++;
}
netlist += "sc_trace(tf,signal_xicu_irq["+i+"] ,\"signal_xicu_irq["+i+"]\");" + CR;
netlist += "sc_trace(tf,signal_xicu_irq["+i+"] ,\"signal_xicu_irq["+i+"]\");" + CR;
netlist += "sc_trace(tf,signal_xicu_irq["+i+"] ,\"signal_xicu_irq["+i+"]\");" + CR;
for (AvatarRAM ram : TopCellGenerator.avatardd.getAllRAM()) {
if (ram.getMonitored()==0){
netlist += "sc_trace(tf,signal_vci_vciram"+ram.getNo_ram()+",\"Memory"+ram.getNo_ram()+"\");" + CR;
}
}
netlist = netlist + " sc_core::sc_start(sc_core::sc_time(0, sc_core::SC_NS));" + CR;
netlist = netlist + " signal_resetn = false;" + CR;
netlist = netlist + " sc_core::sc_start(sc_core::sc_time(1, sc_core::SC_NS));" + CR;
netlist = netlist + " signal_resetn = true;" + CR;
netlist = netlist + " sc_core::sc_start();" + CR;
if(tracing){
netlist += "sc_close_vcd_trace_file(tf);" + CR;
}
netlist = netlist + CR + " return EXIT_SUCCESS;"+ CR;
netlist = netlist +"}" + CR;
return netlist;