Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
TTool
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
mbe-tools
TTool
Commits
d5d04fa5
Commit
d5d04fa5
authored
5 years ago
by
Ludovic Apvrille
Browse files
Options
Downloads
Patches
Plain Diff
Revert "Merge branch 'dameon2' into 'master'"
This reverts merge request
!232
parent
696264ee
No related branches found
Branches containing commit
No related tags found
1 merge request
!236
Revert "Merge branch 'dameon2' into 'master'"
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
simulators/c++2/src_simulator/app/TMLTask.cpp
+1
-0
1 addition, 0 deletions
simulators/c++2/src_simulator/app/TMLTask.cpp
simulators/c++2/src_simulator/sim/Simulator.cpp
+3
-16
3 additions, 16 deletions
simulators/c++2/src_simulator/sim/Simulator.cpp
with
4 additions
and
16 deletions
simulators/c++2/src_simulator/app/TMLTask.cpp
+
1
−
0
View file @
d5d04fa5
...
...
@@ -327,6 +327,7 @@ void TMLTask::finished(){
}
unsigned
int
TMLTask
::
getState
()
const
{
std
::
cout
<<
"getState"
<<
std
::
endl
;
/*if (!_transactList.empty() && _transactList.back()->getEndTime()==SchedulableDevice::getSimulatedTime()){
return RUNNING;
}else{
...
...
This diff is collapsed.
Click to expand it.
simulators/c++2/src_simulator/sim/Simulator.cpp
+
3
−
16
View file @
d5d04fa5
...
...
@@ -812,10 +812,6 @@ bool Simulator::simulate(TMLTransaction*& oLastTrans){
SchedulableDevice
*
deviceLET
;
CPU
*
depCPU
;
FPGA
*
depFPGA
;
bool
isFinish
=
true
;
#ifdef DEBUG_KERNEL
std
::
cout
<<
"kernel:simulate: first schedule"
<<
std
::
endl
;
#endif
...
...
@@ -850,21 +846,14 @@ bool Simulator::simulate(TMLTransaction*& oLastTrans){
#endif
commandLET
=
transLET
->
getCommand
();
/* if(transLET!=0 && transLET->getCommand()->getTask()->getIsDaemon()==false){
for(TaskList::const_iterator i=_simComp->getNonDaemonTaskList().begin(); i != _simComp->getNonDaemonTaskList().end(); ++i){
std::cout<<"non dameon task"<<(*i)->toString()<<" state is "<<(*i)->getState()<<(*i)->getCurrCommand()->toString()<<std::endl;
}
}*/
if
(
transLET
!=
0
&&
transLET
->
getCommand
()
->
getTask
()
->
getIsDaemon
()
==
true
){
if
(
transLET
->
getStartTime
()
>=
deviceLET
->
getSimulatedTime
()){
// std::cout<<"bigger time"<<std::endl;
bool
isFinish
=
true
;
if
(
_simComp
->
getNonDaemonTaskList
().
empty
())
isFinish
=
false
;
for
(
TaskList
::
const_iterator
i
=
_simComp
->
getNonDaemonTaskList
().
begin
();
i
!=
_simComp
->
getNonDaemonTaskList
().
end
();
++
i
){
// std::cout<<"non dameon task"<<(*i)->toString()<<" state is "<<(*i)->getState()<<
(*i)->getCurrCommand()->toString()<<
std::endl;
if
((
*
i
)
->
getState
()
!=
3
){
// std::cout<<"non dameon task"<<(*i)->toString()<<" state is "<<(*i)->getState()<<std::endl;
if
((
*
i
)
->
getState
()
!=
3
&&
(
*
i
)
->
getState
()
!=
0
){
// std::cout<<"not stop"<<std::endl;
isFinish
=
false
;
break
;
...
...
@@ -1011,8 +1000,6 @@ bool Simulator::simulate(TMLTransaction*& oLastTrans){
}
bool
aSimCompleted
=
(
transLET
==
0
&&
!
_simComp
->
getStoppedOnAction
());
if
(
isFinish
==
true
)
aSimCompleted
=
true
;
if
(
aSimCompleted
){
#ifdef LISTENERS_ENABLED
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment