Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
C
coqdram
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
sdram20
coqdram
Commits
8a15c481
Commit
8a15c481
authored
4 years ago
by
Felipe Lisboa Malaquias
Browse files
Options
Downloads
Patches
Plain Diff
TLA+ - WIP : Modularization of functional aspects and temporal properties
parent
71524118
No related branches found
Branches containing commit
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
TLAplus/TDMv2/RT_TDMv2.tla
+36
-0
36 additions, 0 deletions
TLAplus/TDMv2/RT_TDMv2.tla
TLAplus/TDMv2/TDMv2.tla
+12
-5
12 additions, 5 deletions
TLAplus/TDMv2/TDMv2.tla
with
48 additions
and
5 deletions
TLAplus/TDMv2/RT_TDMv2.tla
0 → 100644
+
36
−
0
View file @
8a15c481
------------------------------ MODULE RT_TDMv2 ------------------------------
EXTENDS TDMv2, RealTimeNew, Sequences
CONSTANTS
t_RCD
VARIABLE
t1,
t2,
t3,
t4
BigInit ==
/\ Init
/\ now = 0
/\ t1 = 0
/\ t2 = 0
/\ t3 = 0
\* The time constraints go here
BigNext ==
/\ (Next \/ UNCHANGED<<vars>>)
/\ (NowNext(vars) \/ now' = now)
\*Intra-bank constraints
/\ \A b \in BANKS : /\ IntervalLB(t1,{},IssueRD(b),vars,t_RCD,TRUE)
/\ IntervalLB(t2,{},IssueWR(b),vars,t_RCD,TRUE)
/\ IntervalLB(t2,IssueRD(b),IssuePRE(b),vars,t_RAS,TRUE)
/\ DurationValue(TRUE,t3,IssueACT(b),vars,t_RRD)
\*Inter-bank constraints
/\ \A tb \in BANKS : \A ob \in BANKS \ {b} : /\ IntervalLB(t4,{IssueRD(ob),IssuePRE(ob)},IssueACT(tb),vars,t_RRD,TRUE)
/\
=============================================================================
\* Modification History
\* Last modified Fri Feb 12 16:37:42 CET 2021 by felipe
\* Created Fri Feb 12 15:42:50 CET 2021 by felipe
This diff is collapsed.
Click to expand it.
TLAplus/TDMv2/TDMv2.tla
+
12
−
5
View file @
8a15c481
...
...
@@ -28,15 +28,18 @@ TypeOK ==
/\ slotCounter \in 1..Len(tBANKS)
/\ lastCmd \in [BANKS -> {"NOP","PRE","ACT","RD","WR"}]
/\ bus_dir \in BusDir
/\ bus_status \in BusStatus
/\ bus_status \in BusStatus
-----------------------------------------------------------------------------
(***************************************************************************)
(* Initial Predicate *)
(***************************************************************************)
Init ==
/\ slotOwner = CHOOSE b \in BANKS : TRUE
/\ slotCounter = 0
/\ lastCmd = [b \in BANKS |-> "NOP"]
/\ bus_dir = CHOOSE v \in BusDir : TRUE
/\ bus_status = CHOOSE v \in BusStatus : TRUE
-----------------------------------------------------------------------------
(***************************************************************************)
(* Scheduler Actions *)
(***************************************************************************)
...
...
@@ -56,7 +59,7 @@ UseBus(b) ==
ReleaseBus(b) ==
SchChange ==
-----------------------------------------------------------------------------
Next ==
\/ \E b \in BANKS : \/ IssueACT(b)
\/ IssueRD(b)
...
...
@@ -65,7 +68,11 @@ Next ==
\/ UseBus(b)
\/ ReleaseBus(b)
\/ SchChange
-----------------------------------------------------------------------------
vars == <<slotOwner,SlotCounter,lastCmd,bus_dir,bus_status>>
L == WF_vars(Next)
Spec == Init /\ [][Next]_vars /\ L
=============================================================================
\* Modification History
\* Last modified Fri Feb 12 15:
25:06
CET 2021 by felipe
\* Last modified Fri Feb 12 15:
42:19
CET 2021 by felipe
\* Created Fri Feb 12 11:43:19 CET 2021 by felipe
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment