Explore projects
-
16 nibbles (64 bits) parallel sboxes using Xilinx CFGLUT5 primitive
Updated -
-
Example of Verilog/SystemVerilog + SystemC TB simulation using Verilator
Updated
16 nibbles (64 bits) parallel sboxes using Xilinx CFGLUT5 primitive
Example of Verilog/SystemVerilog + SystemC TB simulation using Verilator