Explore projects
-
-
QoE testbed for sampling constrained applications like Skype
Updated -
Renaud Pacalet / sab4z
CeCILL Free Software License Agreement v2.1A simple example design for Zynq-based boards. VHDL design of custom HW mapped in Programmable Logic, Linux - Busybox - Buildroot SW stack, user SW applications interacting with custom hardware, Linux drivers, SW and HW debugging.
Updated -
Renaud Pacalet / mli
CeCILL Free Software License Agreement v2.1Yet another Makefile for LaTeX
Updated -
-
Updated