Explore projects

Nouveau thème Beamer aux couleur de Télécom Paris

Example of Verilog/SystemVerilog + SystemC TB simulation using Verilator

Nouveau thème Beamer aux couleur de Télécom Paris

A simple example design for Zynq Ultrascale+ based boards.

Matlab implementation associated with the article "On the use and denoising of the temporal geometric mean for SAR time series", submitted to IEEE Geoscience and Remote sensing Letters by N.Gasnier, L.Denis and F.Tupin.

A hardware / software architecture protecting the external memories of an SoC

TD équation de Kaya, transition énergétique et développement durable

A toy example project showing how GitLab CI can be used for teaching

16 nibbles (64 bits) parallel sboxes using Xilinx CFGLUT5 primitive