Explore projects
-
Updated
-
-
Updated
-
Renaud Pacalet / secbus
CeCILL Free Software License Agreement v2.1A hardware / software architecture protecting the external memories of an SoC
Updated -
Renaud Pacalet / sab4z
CeCILL Free Software License Agreement v2.1A simple example design for Zynq-based boards. VHDL design of custom HW mapped in Programmable Logic, Linux - Busybox - Buildroot SW stack, user SW applications interacting with custom hardware, Linux drivers, SW and HW debugging.
Updated -
Renaud Pacalet / sab4u
CeCILL Free Software License Agreement v2.1A simple example design for Zynq Ultrascale+ based boards.
Updated -
Example of Verilog/SystemVerilog + SystemC TB simulation using Verilator
Updated -
-
QoE testbed for sampling constrained applications like Skype
Updated -
Updated
-
Updated
-
Renaud Pacalet / mli
CeCILL Free Software License Agreement v2.1Yet another Makefile for LaTeX
Updated -
sdram20 / MCsimCoq
MIT LicenseUpdated -
Updated
-
Updated
-
ring / Geometric_Mean_Denoising
CeCILL Free Software License Agreement v2.0Matlab implementation associated with the article "On the use and denoising of the temporal geometric mean for SAR time series", submitted to IEEE Geoscience and Remote sensing Letters by N.Gasnier, L.Denis and F.Tupin.
Updated