Explore projects
-
-
Renaud Pacalet / mkvhdl
CeCILL Free Software License Agreement v2.1Updated -
sdram20 / coqdram
Apache License 2.0Updated -
Renaud Pacalet / sab4z
CeCILL Free Software License Agreement v2.1A simple example design for Zynq-based boards. VHDL design of custom HW mapped in Programmable Logic, Linux - Busybox - Buildroot SW stack, user SW applications interacting with custom hardware, Linux drivers, SW and HW debugging.
Updated -
-
Renaud Pacalet / mli
CeCILL Free Software License Agreement v2.1Yet another Makefile for LaTeX
Updated -
Renaud Pacalet / ci4teaching
CeCILL Free Software License Agreement v2.1A toy example project showing how GitLab CI can be used for teaching
Updated -
-
Cédric Ware / cours.td-kaya
Creative Commons Attribution-NonCommercial-ShareAlike 2.0 FranceTD équation de Kaya, transition énergétique et développement durable
Updated -
sdram20 / MCsimCoq
MIT LicenseUpdated -
Example of Verilog/SystemVerilog + SystemC TB simulation using Verilator
Updated -
Renaud Pacalet / secbus
CeCILL Free Software License Agreement v2.1A hardware / software architecture protecting the external memories of an SoC
Updated -
Updated
-
ring / Geometric_Mean_Denoising
CeCILL Free Software License Agreement v2.0Matlab implementation associated with the article "On the use and denoising of the temporal geometric mean for SAR time series", submitted to IEEE Geoscience and Remote sensing Letters by N.Gasnier, L.Denis and F.Tupin.
Updated -
Updated