Explore projects
-
-
sdram20 / MCsimCoq
MIT LicenseUpdated -
Example of Verilog/SystemVerilog + SystemC TB simulation using Verilator
Updated -
sdram20 / coqdram
Apache License 2.0Updated -
-
Renaud Pacalet / secbus
CeCILL Free Software License Agreement v2.1A hardware / software architecture protecting the external memories of an SoC
Updated -
Xuecan Yang / darknet_mnist
MIT LicenseUpdated -
Updated
-
Cédric Ware / cours.td-kaya
Creative Commons Attribution-NonCommercial-ShareAlike 2.0 FranceTD équation de Kaya, transition énergétique et développement durable
Updated -
Renaud Pacalet / sab4u
CeCILL Free Software License Agreement v2.1A simple example design for Zynq Ultrascale+ based boards.
Updated -
Updated
-
Updated
-
Renaud Pacalet / ci4teaching
CeCILL Free Software License Agreement v2.1A toy example project showing how GitLab CI can be used for teaching
Updated -
16 nibbles (64 bits) parallel sboxes using Xilinx CFGLUT5 primitive
Updated -
ring / Geometric_Mean_Denoising
CeCILL Free Software License Agreement v2.0Matlab implementation associated with the article "On the use and denoising of the temporal geometric mean for SAR time series", submitted to IEEE Geoscience and Remote sensing Letters by N.Gasnier, L.Denis and F.Tupin.
Updated -
Updated
-
Renaud Pacalet / mkvhdl
CeCILL Free Software License Agreement v2.1Updated